school

thing1's amazing school repo
Log | Files | Refs | Submodules | README

3.asm (728B)

      1 start: 
      2 init: 
      3 	clrf     PORTA          ; make sure port A output latches are low 
      4 	clrf     PORTB          ; make sure port B output latches are low 
      5 	bsf      STATUS,RP0     ; select memory bank 1 
      6 	movlw 	 b'11111111'    ; set port A data direction to inputs 
      7 	movwf 	 TRISA         
      8 	movlw 	 b'00000000'    ; set port B data direction to outputs 
      9 	movwf 	 TRISB          
     10 	bcf      STATUS,RP0     ; select memory bank 0 
     11 	goto     main 
     12 
     13 main: 
     14 	btfsc 	 PORTA, 0
     15 	goto 	 flashled
     16 	goto 	 main
     17 
     18 flashled:
     19 	movlw 	 b'11111111'    
     20 	movwf	 PORTB
     21 	call 	 wait1000ms
     22 	call 	 wait1000ms
     23 	movlw 	 b'00000000'    
     24 	movwf	 PORTB
     25 	call 	 wait1000ms
     26 	
     27 	btfsc    PORTA, 0
     28 	goto 	 flashled 
     29 	goto	 main
     30 
     31 	END		        ; ends the program