school

thing1's amazing school repo
Log | Files | Refs | Submodules | README

9.asm (630B)

      1 start: 
      2 init: 
      3 	clrf     PORTA          ; make sure port A output latches are low 
      4 	clrf     PORTB          ; make sure port B output latches are low 
      5 	bsf      STATUS,RP0     ; select memory bank 1 
      6 	movlw 	 b'11111111'    ; set port A data direction to inputs 
      7 	movwf 	 TRISA         
      8 	movlw 	 b'00000000'    ; set port B data direction to outputs 
      9 	movwf 	 TRISB          
     10 	bcf      STATUS,RP0     ; select memory bank 0 
     11 	goto     main 
     12 main: 
     13 	movlw 	 b'11111111'    
     14 	movwf	 PORTB
     15 	call 	 wait1000ms
     16 	call 	 wait1000ms
     17 	movlw 	 b'00000000'    
     18 	movwf	 PORTB
     19 	call 	 wait1000ms
     20 	goto 	 main
     21 	;END		        ; ends the program